

Hummingbird Z7.2.3

Cannot open file M:\Control Systems\Hummingbird\418px-Hummingbird_wake_Pengo.bmp

Hummingbird Z7.2.3


Designer : SM/GJH
 Date : 08/08/2014
 Board revision : 7.2.3
 Board description : Small Displays Evaluation PCB. Minimum PCB area. TI PMIC. Interface to Bracelet type display, no components on MPWB

Table of contents

Page Number	Page name
1	FRONT PAGE
2	HV PSU
3	CONNECTORS & LV PSU
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	



Revision History

Revision number		Date	Engineer	Description
Major	Minor			
Z7.1		16 Aug 2013	SM	Incorporates changes found in 7.0
Z7.2		29 Oct 2013	SM	U3 EN input now connected to HVEN
	Z7.2.1	10 Dec 2013	GJH	R19 and R20 changed to position 2-3 and value changed to 0R
	Z7.2.2	14th May 14	GJH	I2C pullup resistors changed to 2k2 R8 + R9
	Z7.2.3	8 Aug 2014	SM	HVPSU: R1 now 31k6. R4 now 1k02.




Serial input connector. Same pinout as Raven. MOSI and MISO assume CPU is the master and display controller is slave.



BB_SLEEP can control the PMIC sleep mode and the enable for the clock to the EPSON. To change configuration, cut the track between the pads.



R19+R20 fitted 2-3 for EPSON control of I2C



32MHz EPDC Clock Circuit




HV PSU controls. Default: External controller manages HV PSU. Fit OR to tri-pad pins 1-2. EPSON controller manages HV PSU. Fit OR to tri-pad pins 2-3.

Cannot open file M:\Control Systems\Hummingbird\418px-Hummingbird_wake_Pengo.bmp

Change from 7.0: 3V3_EN taken out to PMIC WAKEUP input.

Hummingbird Z7.2.3

Hummingbird Z7.2.3



R2 & R3 set VGPOS
 $VGPOS = 1 \times (1 + R2/R3)$

R1 & R4 set VGNEG
 $VGNEG = -1 \times (1 + R1/R4)$

PWRUP is equivalent to HV enable.
 WAKEUP causes device to exit very low power sleep mode
 VCOM_CTRL closes the internal VCOM switch
 Change from Z7.0: WAKEUP now connected to 3V3_EN.
 PMIC wakes up with 3.3V supply coming on.
 Use of these inputs and pull-up fitments are application dependent.

COM calibration storage
 I2C address 0x50

TPS65185RSLR 6x6mm 0.4 pitch QFN
 I2C base address 0x68

R31 and R32 set VCOM
 range to 0 to +10V

Test points for VCOM calibration

- VGPOS → TP1
- VGNEG → TP2
- VCOM → TP3
- VCOM_FP → TP5
- GND → TP4